SAT-Based Combinational and Sequential Dependency Computation

نویسندگان

  • Mathias Soeken
  • Pascal Raiola
  • Baruch Sterin
  • Bernd Becker
  • Giovanni De Micheli
  • Matthias Sauer
چکیده

We present an algorithm for computing both functional dependency and unateness of combinational and sequential Boolean functions represented as logic networks. The algorithm uses SAT-based techniques from Combinational Equivalence Checking (CEC) and Automatic Test Pattern Generation (ATPG) to compute the dependency matrix of multi-output Boolean functions. Additionally, the classical dependency definitions are extended to sequential functions and a fast approximation is presented to efficiently yield a sequential dependency matrix. Extensive experiments show the applicability of the methods and the improved robustness compared to existing approaches.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

SAT-Based Image Computation with Application in Reachability Analysis

Image computation nds wide application in VLSI CAD, such as state reachability analysis in formal veri cation and synthesis, combinational veri cation, combinational and sequential test. Existing BDD-based symbolic algorithms for image computation are limited by memory resources in practice, while SAT-based algorithms that can obtain the image by enumerating satisfying assignments to a CNF repr...

متن کامل

The Analysis and Mapping of Cyclic Circuits with Boolean Satisfiability

The accepted wisdom is that combinational circuits must have acyclic (i.e., loop-free or feed-forward) topologies. And yet simple examples suggest that this need not be so. Prior work advocated the design of cyclic combinational circuits (i.e., circuits with loops or feedback paths). A methodology was proposed for optimizing circuits by introducing cycles at the technologyindependent stage of s...

متن کامل

Algorithms for Satisfiability in Combinational Circuits Based on Backtrack Search and Recursive Learning

Boolean Satisfiability is a ubiquitous modeling tool in Electronic Design Automation (EDA). It finds application in test pattern generation, delay-fault testing, combinational equivalence checking and circuit delay computation, among many other problems. Moreover, Boolean Satisfiability is also in the core of algorithms for solving Binate Covering Problems. This paper starts by describing how B...

متن کامل

Sequential Encoding for Relational Analysis

We present SERA, a novel algorithm for compiling a class of finitized relational logic formulas into sequential circuits. The compiled sequential structures use much fewer variables than traditional approaches that compile to SAT, and allow us to iteratively apply powerful reduction, abstraction, and decision algorithms from transformation-based verification (TBV). Our SERA prototype leverages ...

متن کامل

Reverse Engineering Camouflaged Sequential Integrated Circuits Without Scan Access

Integrated circuit (IC) camouflaging is a promising technique to protect the design of a chip from reverse engineering. However, recent work has shown that even camouflaged ICs can be reverse engineered from the observed input/output behaviour of a chip using SAT solvers. However, these so-called SAT attacks have so far targeted only camouflaged combinational circuits. For camouflaged sequentia...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016